



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/699,321	10/31/2003	Stewart Logie	10069/26	2545

7590 12/14/2004  
Brinks Hofer Gilson & Lione  
NBC Tower  
Suite 3600  
P.O. Box 10395  
Chicago, IL 60610

EXAMINER

FENTY, JESSE A

ART UNIT	PAPER NUMBER
----------	--------------

2815

DATE MAILED: 12/14/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/699,321	<b>Applicant(s)</b> LOGIE, STEWART	
	<b>Examiner</b> Jesse A. Fenty	<b>Art Unit</b> 2815	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 24 August 2004.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-7 and 9-20 is/are pending in the application.  
     4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3, 5-7 and 9-20 is/are rejected.
- 7) ☒ Claim(s) 4 and 11 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
     a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1, 3 and 7 are rejected under 35 U.S.C. 102(e) as being anticipated by Yu (US 2003/0213971 A1).

In re claim 1, Yu (Figs. 7C, 7F) discloses a semiconductor device, comprising:

A substrate (112) having a first junction region (116) separated from a second junction region (118) by a substrate region;

A MOS gate electrode (148) overlying the substrate region and separated therefrom by a gate oxide layer (146);

wherein a thickness of the gate oxide layer is substantially the same as a gate oxide thickness of the MOS circuit;

Dielectric sidewall spacers adjacent to opposing sides of the MOS gate electrode and overlying the substrate region;

Wherein the substrate region is defined by a uniformly doped region (N-well 112) of the substrate between the first junction region and second junction region.

Art Unit: 2815

In re claim 3, Yu discloses the device of claim 1, wherein the first junction region (116) comprises a semiconductor material of the first conductivity type, and the second junction region (118) comprises a semiconductor material of a second conductivity type.

In re claim 7, Yu discloses the device of claim 1, wherein the gate electrode is electrically coupled to the substrate.

3. Claims 1, 2, 6, 8-10 and 12-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Lin et al. (US 2003/0173630 A1).

In re claim 1, Lin (Fig. 3) discloses a semiconductor device, comprising:

a substrate (30) having a first junction region (14a) separated from a second junction region (14b) by a substrate region;

a MOS gate electrode (12) overlying the substrate region and separated therefrom by a gate oxide layer;

wherein a thickness of the gate oxide layer is substantially the same as a gate oxide thickness of the MOS circuit (as in Fig. 5)

dielectric sidewall spacers adjacent to opposing sides of the MOS gate electrode and overlying the substrate region;

wherein the substrate region is defined by a uniformly doped region (P-substrate) of the substrate between the first junction region and second junction region.

In re claim 2, Lin discloses the device of claim 1, wherein first and second junction regions comprise a semiconductor material of the same conductivity type (N+).

Art Unit: 2815

In re claim 6, Lin discloses the device of claim 1, wherein the device is configured to support a voltage of greater than about 2.5 volts is across the first and second junction regions (section [0040], Table 1).

In re claim 9, Lin (Fig. 3) discloses a semiconductor device, comprising:

a voltage supply node (Pad) and a ground node ( $V_{ss}$ );

an MOS circuit coupled to the voltage supply node and the ground node;

a transistor having a first junction region (14b) coupled to the voltage supply node, a second junction (14a) coupled to the ground node, and a substrate region between the first and second junction regions;

an MOS gate electrode (12) overlying the substrate region and separated therefrom by a gate oxide layer;

wherein a thickness of the gate oxide layer is substantially the same as a gate oxide thickness of the MOS circuit; and

dielectric sidewall spacers adjacent to opposing sides of the MOS gate electrode and overlying the substrate region,

wherein the substrate region comprises a junction-free semiconductor region (no LDD regions) between the first and second junction regions.

In re claim 10, Lin discloses the device of claim 9, wherein the transistor functions as a junction diode (section [0051]) such that the first junction region comprises a cathode and the second junction region comprises an anode.

In re claim 12, Lin discloses the device of claim 10, wherein the transistor comprises a plurality of 1 to N forward biased diodes connected in series (represented by the multiple gate

Art Unit: 2815

regions with thin gate oxide layers and corresponding P/N junctions), such that the first junction region of the first diode is coupled to the voltage supply node and the second junction region of the Nth diode is coupled to the ground node.

In re claim 13, Lin discloses the device of claim 9, wherein the transistor functions as a lateral bipolar transistor such that the first junction region comprises an emitter and the second junction region comprises a collector.

In re claim 14, Lin discloses a semiconductor device, comprising:

a substrate (30) having a first conductivity type;

a source region and a drain region in the substrate and separated by a channel region, the source and drain regions having a second conductivity type (N+); and

a gate electrode (12) overlying the channel region and separated therefrom by a gate dielectric layer,

wherein the opposing sides of the gate overlie the channel region at a point away from the source and drain regions;

wherein the channel region extends from the source region to the drain region, and

wherein a junction between the source region and the channel region functions as an emitter and a junction between the drain region and the channel region functions as a collector,

whereby an absence of LDD extension regions in the channel region provides relatively low parasitic MOS capacitance between the channel region and the gate electrode.

In re claim 15, Lin discloses the device of claim 14, wherein the source region is coupled to a signal node of an MOS circuit and the drain regions is coupled to a ground node of the MOS circuit. Note that Lin discloses these relationships in the reverse order, but it is well known in

Art Unit: 2815

that by changing the direction of current flow, the source becomes the drain and vice-versa.

Therefore, though the disclosure discloses the source coupled to the ground node and the drain to the signal node, the disclosure still anticipates the claim.

In re claim 16, Lin discloses the device of claim 15, wherein a thickness of the gate dielectric layer substantially the same as the gate dielectric thickness of the MOS circuit (section [0019])

In re claim 17, Lin discloses the device of claim 14, wherein the gate electrode further comprises dielectric sidewall spacers overlying the channel region adjacent to opposing sides of the gate electrode, and In re claim 18, Lin discloses the device of claim 14, wherein the MOSFET is configured to support a voltage of greater than about 2.5 volts is across the source and drain regions (section [0040], Table 1).

In re claim 19, Lin discloses the device of claim 14, wherein the gate electrode is electrically coupled to the substrate.

In re claim 20, Lin discloses the device of claim 14, wherein the channel region is defined by a uniformly doped region of the substrate between the source region and the drain region.

### ***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2815

5. Claims 1 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee et al. (U.S. Patent No. 5,270,565) in view of Iwai et al. (U.S. Patent No. 5,276,346).

In re claim 1, Lee (Fig. 4) discloses a semiconductor device, comprising:

A substrate (34) having a first junction region (n-) separated from a second junction region (n+) by a substrate region;

A MOS gate electrode (47) overlying the substrate region and separated therefrom by a gate oxide layer (49);

wherein a thickness of the gate oxide layer is substantially the same as a gate oxide thickness of the MOS circuit (Iwai discloses MOS devices of substantially the same gate oxide thicknesses).

Dielectric sidewall spacers adjacent to opposing sides of the MOS gate electrode and overlying the substrate region;

Wherein the substrate region is defined by a uniformly doped region (P-well) of the substrate between the first junction region and second junction region.

Lee does not expressly disclose dielectric sidewalls adjacent opposing sides of the MOS gate electrode. Iwai (Fig. 21g) discloses the use of spacer regions atop source/drain regions. It would have been obvious to one skilled in the art at the time of the invention to use sidewall spacers as disclosed by Iwai in forming the source/drain regions of Lee for the purpose, for example, of using such layers as masking layers to prevent impurities from extending too far under the gate region which would diminish device performance.



*Allowable Subject Matter*

Claims 4 and 11 are allowed.

*Response to Arguments*

6. Applicant's arguments filed 08/24/04 have been fully considered but they are not persuasive.

a. Applicant argues that the cited prior art, especially Lin et al., does not suggest or disclose the thicknesses of the gate oxide layers are substantially the same in the input protection circuit and the MOS circuit. On the contrary, Applicant's attention is drawn to Fig. 5 of Lin, which clearly shows two gates (20b) with gate oxide thicknesses substantially the same as the MOS circuit (12). Lin also discloses that separate embodiments do not require the thin gate oxides of the device of Fig. 3 (sections {0045} and {0054}). The similarity of gate oxide thicknesses can also be seen in the other references cited, Yu and Lee/Iwai.

b. Regarding the limitation from claim 17 added to claim 14; the claim language regarding the "opposing sides of the gate" is broad in that "opposing sides" does not equate to the furthestmost edges of the gate. Therefore, opposing sides of the gate (as measured from the midpoint of the gate) are spaced inwardly from the source and drain regions.

*Conclusion*

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jesse A. Fenty whose telephone number is 571-272-1729. The examiner can normally be reached on 5/4-9 1st Fri. Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 571-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jesse A. Fenty  
Examiner  
Art Unit 2815

  
JEROME JACKSON  
PRIMARY EXAMINER